aidenshan Goto Github PK

axi-sdcard-high-speed-controller

A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)

axi4-stream-fir-filter

AXI4-Stream FIR filter IP

basic_verilog

Must-have verilog systemverilog modules

ebaz4205

EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.

embeddedsw

Xilinx Embedded Software (embeddedsw) Development

fpga-can

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

fpga-usb-device

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。

fpgaandcnn

基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现

fpgatechnologygroup

FPGA Technology Exchange Group相关文件管理

fpoc

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.

gplgpu

GPL v3 2D/3D graphics engine in verilog

hdl

HDL libraries and projects

mlib_devel

notepad_plugins_for_verilog

Notepad++ plugins for verilog based on Python Script

rvfpga_repo

tangprimer-20k-example

TangPrimer-20K-example project

verilog-axi

Verilog AXI components for FPGA implementation

verilog-ethernet

Verilog Ethernet components for FPGA implementation

verilog-uart

3 modules: UART receiver, UART transmitter, UART to AXI4 master. 3个模块：UART接收器、UART发送器、UART转AXI4交互式调试器

vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

xilinx-fpga-pcie-xdma-tutorial

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核