estija Goto Github PK

32-bit-alu

A 32-bit ALU with carry look ahead adder and ripple carry adder and provision for signed and unsigned numbers.

cmid

Code for the Conditional Mutual Information-Debiasing (CMID) method.

co-vegan

Co-VeGAN: Complex-Valued Generative Adversarial Network for Compressive Sensing MR Image Reconstruction

estija.github.io

four-way-traffic-control-system

led-matrix

A project with arduino and shift registers which displays letters(moving and static) in the form of an 8x5 LED matrix.

lime

Implementation of the paper, "LIME: Low-Light Image Enhancement via Illumination Map Estimation"

maze-solving-line-follower

Programmed a line following bot to find the shortest path through a maze.

risc

Verilog implementation of the 32-bit RISC processor.

simplicitybiaspitfalls

starter-academic

🎓 Easily create a beautiful academic résumé or educational website using Hugo, GitHub, and Netlify

verilog-assignments

This repository contains some Verilog files in which DLD concepts like adders, multiplexer, multiplier, flip-flops, encoder etc. have been implemented.

wilds

A machine learning benchmark of in-the-wild distribution shifts, with data loaders, evaluators, and default models.