masshat Goto Github PK

aes128-hdl

A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.

alliance

PkgBuild of alliance for ArchLinux system

almos

ALMOS (Advanced Locality Management Operating System) is an open-source research operating system. It is intended to investigate the scalability of the different components of an operating system on a current and future many-cores.

amba-3-ahb-lite-protocol

This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol

amba_axi_ahb_apb

AMBA bus lecture material

amd2901

Conception of AMD2901 processor using VLSI techniques

arms-race

VHDL & C Co-Design

awesome-cpus

All CPU and MCU documentation in one place

awesome-cryptography

A curated list of cryptography resources and links.

awesome-cv

Awesome CV is LaTeX template for your outstanding job application

awesome-latex-cv

Latex CV template built with Font Awesome.

awesome-open-hardware-verification

A List of Free and Open Source Hardware Verification Tools and Frameworks

awesomecv

CV template based on moderncv class

c-common-data-structures

Uniform C APIs for Classic Containers

c_and_cpp

c_sorting_lib

All Sorting Algorithms in C

cache_coherenceprotocol

chisel

cinoop

Multiplatform Game Boy emulator

cores-swerv

SweRV EH1 core

cours-tlm

Supports pour le cours de « Modélisation Transactionnelle des Systèmes sur Puces »

cpu

A very primitive but hopefully self-educational CPU in Verilog

creer_des_applications_avec_qt5

Ce dépôt contient les codes sources des exemples du livre modulaire Créer des applications avec Qt 5, dont le premier volet Les essentiels va paraître début novembre 2013. Les deux tiers des chapitres sont déjà disponibles en version bêta au format numérique.

cse167x

cse502

In Order pipelined x86_64 emulator

cv

An adapted version of the awesome-cv style (https://github.com/posquit0/Awesome-CV).

cv-1

darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

degreeone

A 5-stage pipeline MIPS32 CPU

digital-command-control-dcc--on-fpga

DCC protocol