openhwgroup Goto Github PK

.github

advanced-riscv-verification-methodologies

Advanced Verification Methodologies for RISC-V and related IP

apb_interrupt_cntrl

Small and simple APB interrupt controller

aws-codebuild-run-build

Run an AWS CodeBuild project as a step in a GitHub Actions workflow job.

core-v-cores

CORE-V Family of RISC-V Cores

core-v-freertos

core-v-freertos-kernel

core-v-ide-cdt

core-v-mcu

This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.

core-v-mcu-cli-test

Eclipse/FreeRTOS/core-v-mcu example program

core-v-mcu-commonio

CORE-V MCU DevKit drivers written with AWS CommonIO approach

core-v-mcu-demo

core-v-mcu-devkit

This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.

core-v-mcu-sdk-examples

Example SDK applications for DevKit

core-v-mcu-uvm

CORE-V MCU UVM Environment and Test Bench

core-v-polara-apu

The OpenPiton Platform

core-v-sdk

core-v-sw

Main Repo for the OpenHW Group Software Task Group

core-v-trusted-mcu

RTL code for implementation of dual-core trusted MCU

core-v-verif

Functional verification project for the CORE-V family of RISC-V cores.

core-v-xif

RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions

corev-binutils-gdb

corev-elf-psabi-doc

corev-gcc

corev-llvm-project

corev-qemu

Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.

cv-hpdcache

RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores

cv-mesh

cv32e20-dv

cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform