Comments (5)
rd=0 is not allowed for either C.ADDI or C.ADDIW. C.NOP is treated as a separate encoding in table, though implementations can implement as C.ADDI with destination of 0.
Agree on CA format - will be added.
from riscv-isa-manual.
Hi,
I've been completely forgetting about this ticket.
I referred v.2.1 when I wrote this. I've checked v2.2 but it remains same.
v2.2 P. 76 Integer Register-Immediate Operations
The rd/rs1 field C.ADDI is described as "dest", not "dest !=0".
P.79 NOP Instruction
C.NOP is encoded as c.addi x0, 0 and so expands to addi x0, x0, 0.
P.82 Table12.5
Both C.NOP and C.ADDI are descrbied. The rd/rs1 field C.ADDI is described as "dest != 0", not "dest".
P. 76 and P. 79 are consistent. But they are not consistent with P.82 a little bit.
from riscv-isa-manual.
If this is a new issue, please open a new ticket
from riscv-isa-manual.
If this is a new issue, please open a new ticket
No. It is an old issue opened on April, 2017.
Please take your time to read and reopen it.
from riscv-isa-manual.
Just a note.
I've confirmed all issues I reported are fixed on riscv-spec-imfdqc-ratification-20190305.pdf.
Thank you.
from riscv-isa-manual.
Related Issues (20)
- Remove stale non-normative comment referring to a future version adding interrupt-based sampling HOT 1
- [Smrnmi] Handling delegated exception when mnstatus.NMIE=0 HOT 2
- Zicfiss extension and address translation caches HOT 2
- Standardize and automate instructions documentation HOT 1
- Zama16b requires no more than MXLEN bits for F/D/Q extensions? HOT 1
- Manuals reference in the main ISA
- Forgotten Sentence HOT 1
- Outdated page number HOT 1
- When rm is added to the assembly, GCC fails to compile for fcvt.d.w/fcvt.d.wu/fcvt.s.h/fcvt.d.h/fcvt.d.s instructions HOT 2
- Discrepancy in mhpmevent bits for Sscofpmf HOT 23
- Clarify Zicfilp landing pad fault behavior HOT 6
- Unused wavedrom files HOT 2
- How to clear the pending of VS-level timer interrupts which pending is set by hvip.vstip and trap to VS mode? HOT 2
- Enhance RISC-V Instruction Documentation HOT 9
- should mseccfg.MLPE be cleared at reset? HOT 3
- Reference Bug HOT 1
- Zicfiss/Zicfilp interaction with Zc extension HOT 2
- Clarification on tail elements for vector load fault-only-first HOT 2
- orc.b is listed with two operands in section 30.4 HOT 1
- Bump docs-resources ahead
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from riscv-isa-manual.