Giter Site home page Giter Site logo

Hello there šŸ‘‹

ASIC and FPGA development

I am Vinay, from India and currently, Sweden is my new home!

I have always been interested in electronics and this has led me to explore the field of Application Specific Integrated Circuits ( TLDR: ASIC ) so here I am at the Faculty of Engineering at Lund University for a Master's degree in Embedded Electronics Engineering with a specialization in System-on-Chip Design.

I have experience in mapping algorithms to hardware and FPGA prototyping. During the course of 2021-22, I have developed skills in Digital IC design, DSP design, and performance improvements using pipelining and parallelism ( thanks to projects from the university and some voluntary practice at home! )

I am also curious about security in hardware, which has led me to take a course in Cryptography at my university. My plan is to take the learnings from this course and evaluate their performance on hardware( i.e. throughput, latency, Area, power, etc. )

Skills:

  • Hardware Description Languages: VHDL, Verilog
  • High Level Synthesis: System C
  • Coding: C, Python
  • Sripting: TCL, Linux Bash
  • Modelling: MATLAB
  • Simulation: LTSPICE, Cadence ADE
  • EDA: Altium, EAGLE, Cadence tools
  • FPGA boards: BASYS3, NEXYS4

What am I doing now!?

  • šŸ”­ Working on Hardware Accelerator for CNN on FPGA
  • šŸŒ± Learning Cryptography and RISC-V
  • šŸ‘Æ Iā€™m looking for a master thesis in implementation of 5G DSP chain
  • šŸ“« How to reach me: [email protected] or drop me a message on LinkedIn

āš” Fun fact:

I can mix cool cocktails

github linkedin

ā€ƒā€ƒā€ƒ

Top Langs

GitHub stats

GitHub Activity Graph

GitHub metrics

GitHub streak stats

Some Badges

Vinay Singh's Projects

cnn_for_slr icon cnn_for_slr

A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.

goossens-book-ip-projects icon goossens-book-ip-projects

this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by Springer

masterthesis icon masterthesis

repo contains code for Framework for Automatic Generation of Assertion

nvdl icon nvdl

RTL, Cmodel, and testbench for NVDLA

pyverilog icon pyverilog

Python-based Hardware Design Processing Toolkit for Verilog HDL

uvmprimer icon uvmprimer

Contains the code examples from The UVM Primer Book sorted by chapters.

verilogcodes icon verilogcodes

A repository of verilog codes of various digital circuits.

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    šŸ–– Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. šŸ“ŠšŸ“ˆšŸŽ‰

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ā¤ļø Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.