Comments (7)
I have the same problem
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 59705 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
from qnn-mo-pynq.
I found that the problem for W1A2 ultra96 has been fixed.
However, it is still FAILED for pynqZ1-Z2.
Could you help me check it? Thank you so much.
%%%%%%%%%%%%%%%%
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 59705 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more LUT as Memory cells than are available in the target device. This design requires 31215 of such cell types but only 17400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 29892 of such cell types but only 17400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more RAMS64E cells than are available in the target device. This design requires 19968 of such cell types but only 17400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dfeb4d7c
from qnn-mo-pynq.
Which version of Vivado are you using? The hardware build has been tested with 2017.4
from qnn-mo-pynq.
I used Vivado version 2018.3.
I remember that the hardware was built successfully with vivado 2018.3 and the following source code:
commit b41cf6e
Author: Giulio [email protected]
Date: Mon Oct 22 13:57:11 2018 +0100
from qnn-mo-pynq.
For more information, utilization of hardware resource is estimated by Vivado 2018.3 as follows (142%):
== Utilization Estimates
- Summary:
+-----------------+---------+-------+--------+-------+
| Name | BRAM_18K| DSP48E| FF | LUT |
+-----------------+---------+-------+--------+-------+
|DSP | -| -| -| -|
|Expression | -| -| 0| 32|
|FIFO | -| -| -| -|
|Instance | 214| 58| 33349| 73006|
|Memory | 256| -| 4096| 384|
|Multiplexer | -| -| -| 2427|
|Register | -| -| 513| -|
+-----------------+---------+-------+--------+-------+
|Total | 470| 58| 37958| 75849|
+-----------------+---------+-------+--------+-------+
|Available | 280| 220| 106400| 53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%) | 167| 26| 35| 142|
+-----------------+---------+-------+--------+-------+
from qnn-mo-pynq.
thank you for reply
I redownload this repo and try again and here is the case for W1A2 for ultra96:
INFO: [Common 17-206] Exiting vivado_hls at Tue Sep 10 14:11:37 2019...
== Utilization Estimates
- Summary:
+-----------------+---------+-------+--------+-------+-----+
| Name | BRAM_18K| DSP48E| FF | LUT | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP | -| -| -| -| -|
|Expression | -| -| 0| 34| -|
|FIFO | -| -| -| -| -|
|Instance | 214| 56| 30680| 70379| -|
|Memory | 256| -| 4096| 384| -|
|Multiplexer | -| -| -| 2427| -|
|Register | -| -| 513| -| -|
+-----------------+---------+-------+--------+-------+-----+
|Total | 470| 56| 35289| 73224| 0|
+-----------------+---------+-------+--------+-------+-----+
|Available | 432| 360| 141120| 70560| 0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%) | 108| 15| 25| 103| 0|
+-----------------+---------+-------+--------+-------+-----+
I will try on 2017.4 later to give update
from qnn-mo-pynq.
Please use 2017.4, which has been used to generate the bitstreams in this repo.
Please note that you're also using the Vivado HLS estimates to draw conclusions, but those HLS reports are indeed estimates, so not 100% accurate.
from qnn-mo-pynq.
Related Issues (20)
- Question on the output activation HOT 2
- platform ultra96 is v1 or v2? HOT 2
- If I want to know the location of detection boxes, what should i do HOT 2
- If I want to know the coordinates of Bounding-box (four points), what should I do HOT 1
- Try to get the boxs location
- ZCU104 Support HOT 1
- ZedBoard support HOT 2
- Hardware design rebuild support HOT 1
- Problems encountered while executing the example HOT 1
- Tinier yolo training HOT 1
- Errors rebuilding hardware design HOT 3
- Unable to run Tinyyolo with the video file
- How does it detect other targets?
- 无法运行 sudo pip3 install git + https://github.com/Xilinx/QNN-MO-PYNQ.git命令 HOT 1
- I want to use webcamera with tiny-yolo-image-loop
- No guidelines on contribution and different networks/models
- Who can tell me how to rebuild hardware design in Windows?thanks. HOT 2
- How to get hls project ?Thanks.
- issues about BNN
- Issues with Exporting RTL as a Vivado IP
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from qnn-mo-pynq.