alainmarcel / uhdm Goto Github PK
View Code? Open in Web Editor NEWThis project forked from chipsalliance/uhdm
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
License: Apache License 2.0