anthony7586 / designing-with-vhdl Goto Github PK
View Code? Open in Web Editor NEWporject from designing with VHDL course. Includes, FSM (finite state machine), next state logic,seven-segment-display-decode, full adder, flip flops, D_flip-flops, ripple carry adder, full adder, half adder, delay propagation