calvinee Goto Github PK

pytorch-yolov3

Minimal PyTorch implementation of YOLOv3

pytorch_yolo-family

qnn-mo-pynq

real-time-handwriting-digital-recognition-system-based-on-cnn-verilog

本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。

robot-planning-and-control

机器人运动规划和控制相关论文，每周更新

s_task

awaitable coroutine library for C

seetafaceengine

shiyanlou-code

simple-neural-network-accelerator

Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerate the inference on a database of 10000 images. The trained model was made using KANN C libraries and the accelerator was synthesized as part of an SoC on an Altera FPGA.

sjtuthesis

上海交通大学 XeLaTeX 学位论文及课程论文模板 | Shanghai Jiao Tong University XeLaTeX Thesis Template

skole

sobel-edge-detector

Hardware description of Sobel edge detection using VHDL

stanford-cs-229-cn

A Chinese Translation of Stanford CS229 notes 斯坦福机器学习CS229课程讲义的中文翻译

stanford-cs-229-machine-learning

VIP cheatsheets for Stanford's CS 229 Machine Learning

stm32-projects-notes

There are learning notes and pratice projects using stm32.

stringart

Generate art from string

surface-defect-detection

🐎📈 Constantly summarizing open source dataset and important critical papers in the field of surface defect research are very important. 🐋

synopsys_user_guide

Synopsys EDA User Guide PDF

tarsier

temperature-monitor

Reading the analog data via USART protocol using LabView and STM32

tensorflow-and-deeplearning-tutorial

A TensorFlow & Deep Learning online course I taught in 2016

tensorflow-zh

谷歌全新开源人工智能系统TensorFlow官方文档中文版

thinkpython-cn

ThinkPython 中文翻译版本

tutorials

机器学习相关教程

ustc-course

:heart:**科学技术大学课程资源

ustc-cs-courses-resource

:heart:**科学技术大学计算机学院课程资源(https://mbinary.xyz/ustc-cs/)

vali-admin

Free Bootstrap 4 admin/dashboard template

verilator

Verilator open-source SystemVerilog simulator and lint system

verilog-axis

Verilog AXI stream components for FPGA implementation

verilog-cnn-mnist-system

本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。