Comments (4)
Use genesys2 or sitlinv-xc7k325t board files as example of RGMII.
from vivado-risc-v.
Thanks for your reply. I tried to use board=genesys2 to fit my board. (The ethernet core on my board is RTL8211E-VB.) I just changed the number of pins to fit my board in the .xdc files. However, there is something wrong:
[Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance rgmii_txc_OBUF_inst at AH27 (IOB_X0Y55) since it belongs to a shape containing instance riscv_i/IO/ethernet_stream_0/inst/rgmii_odelay_clk. The shape requires relative placement between rgmii_txc_OBUF_inst and riscv_i/IO/ethernet_stream_0/inst/rgmii_odelay_clk that can not be honoured because it would result in an invalid location for riscv_i/IO/ethernet_stream_0/inst/rgmii_odelay_clk. ["D:/BoomFPGA/genesys2/mychange/ethernet.xdc":15]
and
[Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0). The following are banks with available pins: IO Group: 0 with : SioStd: LVCMOS18 VCCO = 1.8 Termination: 0 TermDir: Out RangeId: 1 IdelayId: 2 Drv: 12 has only 0 sites available on device, but needs 1 sites. Term: rgmii_txc
I am sure that I do not mix the pins in the ethenet.xdc. And I did not change any timing constraints because I did known how it works.(maybe it is the problem?) Could you please tell me how to solve these problems.
These are my constraints(I did not change the .tcl files). I am hoping for your reply. Thank you very much.
from vivado-risc-v.
It looks like Vivado is trying to say ODELAY is not available on your board RGMII connection.
RGMII interface depends on the board design, in particular: TXDLY on/off, RXDLY on/off, IO bank type (ODELAY available or not). Total 8 possible combinations. You need to learn how to handle these variations or search internet for an example that matches your board.
The Nexys Video board uses RTL8211E-VB phy without ODELAY, it could be a better match to your board.
from vivado-risc-v.
Thanks for your reply. It seems like Nexys Video is better for me. I have tried but failed.
In the vivado, there are also some problems.
It looks like there are some timing problems. Besides, when I change my part and upgrade IP, XADC(read-only) needs 100MHz instead of original 50MHz. I can only change the input clock to 100MHz and then faced this critical warning [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: The device(s) attached to /M03_AXI do not share a common clock source with this smartconnect instance. Re-customize this AXI SmartConnect instance to add a new clock pin and connect it to the same clock source of the IP attached to /M03_AXI to prevent futher clock DRC violations.
. However I don't know how to solve them.
The part of ethernet has bothered me so long. I am not good at FPGA. And for my study, I just need a riscv cpu with gcc compiler(riscv64-*-gcc) on fpga. I have tried to get the gcc-riscv64-linux-gnu(4:13.2.0-7)and its dependency packages from debian.org with sd but still failed. So is there a linux system with (riscv64) gcc directly available or whole dependency packages for debian-riscv64.sd.img
without ethernet connection? Or do you have some suggestions for me to get gcc compilier? Thank you very much.
from vivado-risc-v.
Related Issues (20)
- Verilator support HOT 1
- CVA6 support HOT 1
- gcc inside debian img HOT 1
- when run make CONFIG=rocket64b1 BOARD=kc705 bitstream ,Also with the other parameter!
- Trying to add our custom bootloader HOT 3
- Allowing multiple threads (HARTs) to run the same binary (bare metal) HOT 6
- make CONFIG=rocket64b2 BOARD=nexys-a7-100t bitstream fail
- Makefile:240: workspace/rocket64b2/system.dts] Error 1 HOT 2
- Question about the bootrom generation HOT 1
- CAN Digilent Pmod IP or Vivado IP? HOT 5
- Bare-metal application with custom Peripheral HOT 5
- What is the correct workflow for 'modding the design' (adding new peripheral) HOT 3
- cannot read boot.elf : File not found HOT 1
- Problems when connecting the Rocketchip core with JTAG interface using BSCANE2 and bscan2jtag module HOT 2
- Understanding the role of co-simulation HOT 4
- Problems when recompiling the bootrom with a new maskrom_mem address range and a new dtb address HOT 1
- Problems when recompiling the bootrom with a new maskrom_mem address range and a new dtb address HOT 1
- How to add more packages/dependencies into riscv-linux HOT 1
- Some questions about Booting Linux with QEMU HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from vivado-risc-v.