furlanv / mips-pipeline-fpga Goto Github PK
View Code? Open in Web Editor NEWSynthesis of a version of the MIPS data path with Pipelines using a field-programmable gate array (FPGA). The FPGA is a programmable logic device that supports the implementation of digital circuits. Its configuration is usually specified using a hardware description language (HDL), in which case it will be done in Verilog