Implementation of Tomasulo Algorithm for pipelined processor developed in VHDL.
This project is for the course of Computer Architecture. It is developed in VHDL for the Xilinx ISE Design Suite.
- Issue module
- Reservation Stations
- Functional Units
- Reorder Buffer
- Common Data Bus