nicolavianello95 / dlx Goto Github PK
View Code? Open in Web Editor NEWDesign and development of a complete RISC CPU with: five stage pipeline, forwarding, automatic hazard detection, BTB using LRU policy replacement, four-cycle hardware multiplier.
License: GNU General Public License v3.0