openfpga666 / ustc-rvsoc Goto Github PK
View Code? Open in Web Editor NEWThis project forked from wangxuan95/ustc-rvsoc
An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。
License: GNU General Public License v3.0