Comments (3)
That is nothing specific to Ariane and you can figure this out by reading the RISC-V privileged spec. But basically you need to set satp
, set mpp
to U-mode (which it should be by default after reset) and do an mret
. ISA questions like those are better suited for the RISC-V mailing lists.
from cva6.
First, why would you want to do address translation in machine mode, claryfing your use-case may help me to answer you.
RISC-V does not allow you to translate instruction fetch requests in M mode. You can do translated load/stores though if you set the mprv
field in mstatus
. The privilege level with which address translation is done is determined by the value in mpp
.
I suggest you take a closer look at the RISC-V privileged specification.
from cva6.
I am not trying to perform the address translation in the M mode. I want to visualize the address translation feature to be working in my MMU. For which i will have to switch modes. Now to do that what are the changes that i have to incorporate?
from cva6.
Related Issues (20)
- AXI UVM issue when integrating HPDCache HOT 8
- [TASK] support only direct mode for trap (enable by configuration)
- [BUG] <smoke-tests.sh fails to build Spike> HOT 5
- Error in gcc-toolchain-builder build HOT 3
- Discrepancy between AxiIdWith and MemTIdWidth HOT 3
- How to Include apb_uart HOT 1
- [BUG] Unexpected Result When fsqrt.s Processes Negative Floating-Point Numbers HOT 1
- Dependency of cva6_testbench top file with dump file (waveform) to get .vpd file with vcs-uvm simulator HOT 1
- [BUG] fdiv incorrectly returns infinity when dividing by NaN HOT 1
- Simulation Results of Dhrystone HOT 1
- There was a problem installing spike HOT 4
- [BUG] Spike version checks in regression scripts are unreliable HOT 1
- [BUG] Incorrect fflags Set When Using fdiv Instruction to Divide by Infinity HOT 4
- AXI agent limitations HOT 2
- Create riscv-config dependency between RVD and XLEN
- [BUG] Linux boot on Nexys Video CVA6 64-bit configuration HOT 3
- [BUG] <bitstream generated for cv32a6_ima_sv32_fpga does not boot Linux> HOT 2
- ZEXT.H RV64 encoding causes an illegal instruction trap HOT 2
- Error in `make fpga` of official release cva6-5.0.1 HOT 6
- [BUG] Incorrectly set fflags: An underflow exception is triggered when the computed result is an exact subnormal number. HOT 4
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from cva6.