This is a simple pipelined CPU written in Verilog. This repository includes main modules of the pipelined CPU. However, it does not include RAM and ROM modules. You can write it on your own or generate IP core to complete them.
rowitzou / pipelined_cpu Goto Github PK
View Code? Open in Web Editor NEWThis is a simple pipelined CPU written in Verilog.