A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.
saadia-hassan / real-time-clock-module Goto Github PK
View Code? Open in Web Editor NEWA real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.