Comments (5)
Yes, the NEORV32 also runs on a Cyclone II. An example for an Altera DE1 board can be found here:
https://github.com/emb4fun/neorv32-examples
Take a look for de1-neorv32-sdram-qsys. This is a simple example using on-chip RAM as memory
for IMEM and DMEM. In addition, there is the SDRAM which can be addressed by the Wishbone to
Avalon Master in the Qsys area.
from neorv32.
@stnolting thank you very much.
from neorv32.
Yes, that should be no problem.
The NEORV32 is written is platform-independent VHDL to be supported by any FPGA. The only constraint is the amount of available logic resources. But in terms of the DE2 board your FPGA provides more than enough resources.
from neorv32.
Older versions of Quartus (that still support Cyclone II) have problems with inferring block RAM from the default memory descriptions (see #197). We have added alternative memory components in rtl/core/mem
that work with these legacy Quartus versions (see #198).
from neorv32.
@ralphnguyen86
I think this can be closed, right?
from neorv32.
Related Issues (20)
- Compressed instruction decoder edge case not handled HOT 3
- hpmevent_cfg_t fails synthesis for hpm_num=0 HOT 5
- c.srli HINT flagged as illegal HOT 5
- Simulation hangs HOT 16
- Possible issue with FIRQ pending interrupt clearing HOT 14
- Duplicate driver for s1_axis_tvalid_int in neorv32_SystemTop_axi4lite.vhd HOT 2
- Vivado warnings/errors for SLINK AXI stream interface clocks HOT 5
- Possible SLINK RX FIFO overflow HOT 3
- [feature request] add *.f file to track all HDL files + compile order HOT 10
- [VHDL] more than one module per file - a bad idea? HOT 5
- [feature request] add Rust support HOT 4
- Problem with SLINK from V1.9.5.5 onwards HOT 3
- Syntax error near "context". HOT 7
- Changing name of memory size variables HOT 4
- [feature request] Makefile: Additional CXX_USER_FLAGS only for C++ Compilation HOT 3
- [feature request] Combining SPI and DMA HOT 7
- A question on simple testbech HOT 6
- Add AXI stream routing?!
- ASIC Processor boot conccept HOT 13
- JTAG halt request gets missed if it occures during an illegal instruction HOT 5
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from neorv32.