Comments (5)
The issue is that according to the verilog standard, the synthesizer is supposed to treat all source files as if they were concatenated together. This macro then forces other files to be treated with the same standard. Within your design, that should be a good thing. When using someone else's IP, this can be a problem.
One solution is to place the line default_nettype wire
at the end of the file. That sets the synthesis tool back to its original behavior of ignoring variable names that haven't been first defined, and treating anything undefined as a "wire".
from wb2axip.
Dan, that seems like a reasonable fix. Apparently, for some IP, xilinx does not define their net types.
from wb2axip.
I had this problem originally with Quartus, so it's not limited to Xilinx.
Feel free to pencil it in, and I'll hold this issue open until I add the changes in properly.
from wb2axip.
Try #14 and see if it does what you need,
Dan
from wb2axip.
Dan,
That does exactly what I need. Thank you.
from wb2axip.
Related Issues (20)
- Vivado Block design, local param, and axixbar HOT 2
- Possible enhancement: add AWCACHE parameter to axis2mm HOT 2
- `default_nettype none breaks vivado global synthesis HOT 10
- Enhacement: Sync only on TLAST option for axis2mm HOT 10
- Is the OPT_NONESEL option currently the same as the multiple slaves? HOT 1
- File 'faxi_valaddr.v' is missing HOT 1
- Missing LICENSE file HOT 3
- Question regarding AW / W channel dependencies HOT 8
- Whether the situation crossing 4K boundary has been handled in AXIDMA? HOT 2
- axim2wbsp.v: has different data endianness for write and read channels HOT 1
- axisafety.v in ZYNQ Ultrascale+ works for read operations, but not for write operations HOT 11
- is the axiclk can be used in the axi lite scenario HOT 4
- Why does the axixclk module has no wid input/output? HOT 2
- Arbitration Behaviour of axixbar HOT 4
- the patreon support HOT 2
- something went wrong (I guess : the version of tools) HOT 1
- fusesoc file based on CAPI 1 standard. HOT 2
- wbxbar slave-side STB remains asserted beyond ACK for one clock cycle for single word transaction. HOT 10
- variable 'M_AXIS_TDATA' should not be used in output port connection axivfifo.v":792 HOT 1
- AXILUPSZ has the wrong shift for WSTRB
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from wb2axip.