Blockdiagramm is a graphical block design tool for integrated circuit (IC) design.
- Add and analysis your HDL design files and create the visual component in block design enviroment;
- Use your mouse to connect modules and IPs in diagrams;
- Inferring the bus protocol (like AXI) and connect them;
- Make multi-layer diagram with multi design units, easy to manage and easy to configure;
- Build the diagram to entity sources in HDL!
Our development is under intense progress. If you wish to join us, please contact us!
| Part | Function | Status |
|---|---|---|
| GUI | Main UI Design | In progress |
| Blockdiagramming Controls | In progress | |
| UI Testing | Not started | |
| HDL Library | Parser (System Verilog 2017) | Done |
| Parser(VHDL) | Not started | |
| Pre-processor (System Verilog 2017) | Done | |
| Pre-processor(VHDL) | Not started | |
| Elaborator (System Verilog 2017) | Done | |
| Elaborator (VHDL) | Not started |
| Part | Technical Stack | Languages |
|---|---|---|
| GUI | Avalonia (.NET 7) | C# |
| HDL Library | .NET Standard 2.1 | C# |
| .NET 7 (for Elaborator) | C# |
React
Typescript
Django
Laravel
Facebook
Microsoft
Google
Alibaba
D3
Tencent