doudiu/hardware-implementation-of-the-dark-channel-prior-haze-removal-algorithm

The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.

⚡ 我的技术栈 | My Tech Stack

• 

• 

hardware-implementation-of-the-dark-channel-prior-haze-removal-algorithm's Issues

Output was not written as bmp file

Th e entire project run without any simulation errors. The input and output locations are also given properly. But was unable to get the outcom.bmp file as output image.

大佬 RSA2048那个项目怎么不见了呀

同上

关于I