doudiu / hardware-implementation-of-the-dark-channel-prior-haze-removal-algorithm Goto Github PK
View Code? Open in Web Editor NEWThe Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.