Giter Site home page Giter Site logo

Daugther board schematics? about ks10fpga HOT 5 CLOSED

ks10fpga avatar ks10fpga commented on June 16, 2024
Daugther board schematics?

from ks10fpga.

Comments (5)

jfcl avatar jfcl commented on June 16, 2024 1

There are schematics. I still don't have working SSRAM so I haven't posted them publicly. I don't expect there to be problems - but, they come with no warranties. I've attached them here.

DE10-Nano-IO_SH2_RD04.pdf
DE10-Nano-IO_SH1_RD04.pdf

from ks10fpga.

jfcl avatar jfcl commented on June 16, 2024 1

It is actually a fairly nice device to mate with a 36-bit processor. You can find a Verilog model for the memory device.

What you can't tell from the schematic is RAM-ADV is negated by the FPGA always (I could have wired it to ground). The FPGA does a 2 word burst: A0 is always negated on the first word and always asserted on the second word. All the other address lines are just shifted up one bit.

In my implementation a memory operation requires four clock cycles. I clock the memory four times faster than the CPU so the CPU thinks that the memory is running at CPU speed.

The chip is smart. It pipelines the data bus direction (and the data) with the WE# pin.

I've attached a rough timing diagram in case you're interested.

ssram

from ks10fpga.

ams avatar ams commented on June 16, 2024

Thank you! Was actually interested in the SSRAM part, wondering if it could be used for inspiration in my MIT CADR work.

from ks10fpga.

ams avatar ams commented on June 16, 2024

Thank you for the description, it does looks like a very nice little chip.

I need to think a bit further, since the CADR requires an actual console, keyboard and mouse. Which takes up several wires from the FPGA. The Arty exposes some using a PMOD external interface, and some using some sort of Arduino header. Plus, I am not entirely sure I need the extra RAM, but SRAM is so much easier to interface than DDR and using MIG.

from ks10fpga.

jfcl avatar jfcl commented on June 16, 2024

I've finally debugged and verified that the KS10 memory is working properly. There are a few changes and the status will be maintained at:

https://github.com/KS10FPGA/KS10FPGA/wiki/Memory-Controller-and-Memory#ssram-memory-interface

from ks10fpga.

Related Issues (20)

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.