mfkiwl Goto Github PK

rinexreader

RINEX File Reader - Supports v2.x (GPS) and v3.x (GPS, GLONASS, GALILEO)

ring-buffer

A simple ring buffer (circular buffer) designed for embedded systems.

ring-buffer-1

simple C++11 ring buffer implementation, allocated and evaluated at compile time

ring_network-based-multicore-

多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency

ringbuf

Lock-free ring buffer (MPSC)

ringbuf-1

Lock-free SPSC FIFO ring buffer with direct access to inner data

ringbuffer

Header-only ring buffer C util.

ringbuffer-1

RingBuffer (FIFO) for C (e.g. for STM32)

ringbuffer-2

模仿 kfifo 实现的环形缓冲区

ringsat

CDCL SAT-solver for GPUs

rinklink-fw

The USB microcontroller firmware of the iceskate

rins-w

RINS-W: Robust Inertial Navigation System on Wheels

rio

RIO - Radar Inertial Odometry and Radar based Ego Velocity Estimation

riot

RIOT - The friendly OS for IoT

riot-1

RIOT OS

riot-2

Simple and elegant component-based UI library

riot-3

Go Open Source, Distributed, Simple and efficient Search Engine

riot-security

riot64-srampuf

Erweiterung des Echtzeitbetriebssystems RIOT zur Unterstützung von 64-Bit-Architekturen

riotctrl

RIOT Ctrl - A RIOT node python abstraction

ripes

A graphical processor simulator and assembly editor for the RISC-V ISA

ripl-fpga-imageprocessing

Compiler for the RIPL image processing DSL for FPGAs

ripple-fpga

RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA

risas

risc-net_verilog

Simple 16 bit RISC processor

risc-out-of-order-processor

risc-processor-verilog

Faculty of Automatics and Computer Science Course - Computer Architecture

risc-v

Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.

risc-v-1

risc-v-2

A Risc-V implemetantion using Systemc